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A Generalized Streaming Model For Concurrent Computing∗
Yibing Wang†
Abstract- Multicore parallel programming has some
very difficult problems such as deadlocks during synchro-
nizations and race conditions brought by concurrency.
Added to the difficulty is the lack of a simple, well-
accepted computing model for multicore architectures—
because of that it is hard to develop powerful program-
ming environments and debugging tools. To tackle the
challenges, we promote a generalized stream comput-
ing model, inspired by previous researches on stream
computing, that unifies parallelization strategies for pro-
gramming language design, compiler design and operat-
ing system design. Our model provides a high-level ab-
straction in designing language constructs to convey con-
cepts of concurrent operations, in organizing a program’s
runtime layout for parallel execution, and in scheduling
concurrent instruction blocks through runtime and/or
operating systems. In this paper, we give a high-level
description of the proposed model: we define the founda-
tion of the model, show its simplicity through algebraic/-
computational operation analysis, illustrate a program-
ming framework enabled by the model, and demonstrate
its potential through powerful design options for pro-
gramming languages, compilers and operating systems.
1 Introduction
1.1 Motivation
When searching for a general approach to the chal-
lenges [2] faced by multicore programming, partic-
ularly deadlocks during synchronizations and race
conditions [47] introduced by concurrency, which
render solutions built on conventional multithread-
ing models [13, 52, 68] unappealing to programmers,
we found that there was a need for a unified com-
puting model on which computer professionals at
programming language design level, compiler design
level, and operating system design level could bene-
fit from each others’ works; and a generalization of
the stream computing model [12] seemed to have the
potential to serve as such a design model for future
generation computing. Some reasons are explained
as follows.
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Information processing on modern computers has
never followed a monotonous path, but the main-
stream has come along a relatively unified way due
to the Turing machine abstraction in theory [26] and
von Neumann model [3] in design. The adoption
of multicore architectures, however, brings the in-
dustry into a new chaos at various computing levels
ranging from programming language designs to op-
erating system designs. Not only are programmers
often frustrated with primitive solutions or the lack
of ideal software tools (e.g. programming languages
and debuggers), but also are chip makers facing chal-
lenges in delivering new designs [34, 48]; whereas
tools’ builders are constrained by the multithread-
ing model, such as in the cases of OpenMP [52] and
C++-0x thread library extension [68], or by impera-
tive languages, such as in the cases of CUDA [49, 51]
and OpenCL [31]. To change the impasse situa-
tion where researchers and developers at different
computing levels have uncertain expectations from
each other, first a well-accepted computing model is
needed, i.e. we need a model that can guide designs
at different computing levels.
PRAM [19] has often been used as a conceptual
parallel computing model in demonstrating synchro-
nized executions such as concurrent read concurrent
write and concurrent read exclusive write. We ar-
gue that PRAM captures certain essences such as
parallelism in concurrent computing1 but not other
substances such as precedence constraints in opera-
tion; and the very nature of its dependence on shared
memory limits PRAM’s power in design. Therefore,
if PRAM is only a generalization (or parallelization)
of the RAM [26] model (Turing machine equivalent)
for abstract analysis, what is the parallel-formed gen-
eralization of the von Neumann model and its al-
ternatives for design? Conventional threads and
transactional memory [11, 24, 35] are not the an-
swer; they are implementation details with little ex-
tension to the von Neumann model. Many people
1In this paper, concurrent and parallel are interchange-
able in most cases, though we tend to regard concurrent
as having broader meaning in computing than parallel does.
The authors of [16] think parallel systems are mostly syn-
chronous, whereas concurrent systems also include distributed
cases that are mostly asynchronous.
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agree that threads are low-level programming util-
ities and should remain so; transactional memory
may not be computationally productive nor energy-
efficient when transactions are large in size or long
in time [24].
Stream computing [12, 17, 33, 44] has been around
for more than a decade. Perhaps due to their hum-
ble origin (i.e. graphics processors; not their noble
originators) in the computer industry, technologies
based on stream computing were often used only as
performance accelerators. While surveying the land-
scape of multicore parallel computing, we realized
that, maybe, the application of stream computing
model should go beyond even GPGPU computing,
and a generalization of the model could be applied to
general purpose software designs and programming
as well. Note our pursuit of a general design model
was not to find a killer solution (i.e. the implementa-
tion of a certain method) for all applications, but to
find a design principle in handling some of the most
difficult yet fundamental problems, such as paral-
lelization and nondeterminism.
To serve our purpose, we recommends the separa-
tion of computing models for abstract analysis from
computing models for generalized design. In [57],
Snyder expressed similar idea but from a different
angle; he emphasized that a useful parallel machine
model should be able to capture key features that
have impact on performance, which to us is a de-
sign (model) issue. Based on such understanding,
plus other people’s publications [10, 11, 20, 25, 35,
36, 37, 40] and our own experiences2, we propose
a generalized stream computing (hereinafter known
as GeneSC, pronounced “g-e-n-e-s-i-s”) model as a
guideline for multicore computing. Our expectations
of the model can be summarized as follows.
• It will help with defining language constructs for
expressing concurrency structures in programs
and algorithms, but leaving parallelization and
synchronization controls to compilers, runtimes
and/or operating systems.
• It will bring parallelizing compilers out of the
confinement of sequential execution constructs
such as loop nests.
• It will bring in operating system designs for
tractable, reliable and concurrent instruction
sets executions.
• It will support backward compatible program-
ming schemes, be it structured, object-oriented,
2For example, the author wrote his first multithreaded
server in 1997. Part of that early experience was published
in [64].
or functional; and the re-use of existing (modi-
fied when necessary) library routines.
• It can be reduced to sequential case for debug-
ging purpose or when used for single core archi-
tectures.
Furthermore, we regard algorithm design as an in-
separable part of achieving high-performance in mul-
ticore parallel computing. We believe that, due to
different algorithmic thinking, solutions to an ap-
plication problem may show different concurrency
structures, which have different levels of difficulty
when mapped to the underlying runtime environ-
ment and hardware. By supplying an expressive
computing model, we give programmers the needed
power in defining the lest convoluted concurrency
structures in their solutions. We use the following
example to further justify our motivation.
1.2 Example
A naive solution to the N -body problem [5, 66] has
the computation complexity of O(N2). Figure 1
shows such an algorithm, where gforce() is a function
for calculating gravitational forces from the other
N − 1 objects to the jth object, following the New-
tonian laws of physics. To parallelize this algorithm,
we often rely on loop nest parallelization by hand or
through compilers [1, 18].
1 /∗ c a l c u l a t e g r a v i t a t i o n a l f o r c e s in time
2 sequence from zero to tmax ∗/
3 f o r ( t i = 0 ; t i < tmax ; t i++)
4 {
5 f o r ( j = 0 ; j < N; j++)
6 {
7 f = g f o r c e ( j ) ;
8 vnew [ j ] = v [ j ] + f ∗ dt ;
9 xnew [ j ] = x [ j ] + vnew [ j ] ∗ dt ;
10 }
11 f o r ( j = 0 ; j < N; j++)
12 {
13 v [ j ] = vnew [ j ] ;
14 x [ j ] = xnew [ j ] ;
15 }
16 }
Figure 1: The N-body algorithm of complexity O(N2).
Instead of doing O(N2) direct force integrations,
an improved design [5] recursively divides the space
into smaller cubic cells until each cubic cell contains
no or only one of the N objects, then builds a tree
with cubic cells that have more than one objects as
the intermediate nodes and cells with only one object
as the leaves. Gravitational forces among the N ob-
jects are calculated in a way where far away objects
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are approximated by their conglomeration masses at
their geometry centers. Figure 2 shows the stream-
like skeleton of such an algorithm with complexity
O(NlogN ), where each inner-loop function consists
data parallelism.
1 f o r ( t i = 0 ; t i < tmax ; t i++)
2 {
3 space_subd iv i s i on ( ) ;
4 t ree_cons truct i on ( ) ;
5 mass_center_calc ( ) ;
6 approximate_force ( ) ;
7 pos i t ion_update ( ) ;
8 }
Figure 2: An improved N-body algorithm of complexity
O(NlogN ).
The N -body problem is interesting in three ways.
First, it is a large computation problem that must
be solved on parallel computers. Second, inter-node
communication (i.e. synchronization) overhead in
executions of each parallelized inner functions is not
negligible. Third, it has the potential to show how
languages (i.e. the expression of reasoning) may af-
fect algorithm designs.
Further improved algorithms such as [4, 65] aim
to reduce communication overhead. Multicore pro-
cessors may reduce the overhead even more through
shared memory. Besides hardware support, a suit-
able computing model is needed. The GeneSC model
that we propose has considered such applications as
well as many others.
1.3 Organization
The rest of the paper explains what is this gener-
alized stream computing and what are the enabling
technologies. Section 2 first highlights a few impor-
tant concepts in the problem domain of interests and
then gives a definition of the GeneSC model, fol-
lowed by Section 3 on algebraic/computational op-
eration analyses, Section 4 on a programming frame-
work enabled by our model, and Section 5 on design
considerations including three crucial additions that
depart from traditional practices. Section 6 intro-
duces one potential application. Section 7 discusses
related works. Section 8 gives the concluding re-
marks.
2 Definition
We use synchronism and asynchronism for discussing
operations’ timing or ordering characteristics. We
use determinism and non-determinism for discussing
bounded program behaviors, with non-determinism
refers to program behaviors that are different (but
well-defined) from run to run even for the same
given inputs; and indeterminacy for unbounded,
i.e. unpredictable program behaviors. Synchronous
operations without randomized functions normally
yield deterministic results; asynchronous operations
may yield either deterministic (when no ordering
is needed) or non-deterministic (when ordering is
required but, by mistake, not enforced) results.
Shared memory could add more complexities, e.g.
when supposedly deterministic operations show non-
deterministic or even indeterminacy behaviors, or
when non-deterministic operations show indetermi-
nacy behaviors, due to race conditions.
Deadlocks and race conditions are notorious be-
cause they bring indeterminacy. General races [47]
can be defined as concurrent accesses to shared data
with at least one access is a write operation. Gen-
eral races may be acceptable if they just cause non-
determinism, but are unacceptable if they cause in-
determinacy. Data races are special cases of general
races; data races are program bugs, e.g. missing
shared locks in concurrent accesses to shared data.
Applications show parallelism in two ways:
data parallelism and task parallelism (we consider
pipelined concurrency as a subtype of task paral-
lelism). Performance in data parallelism cases relies
on data processing speed, whereas performance in
task parallelism cases relies on overall throughput.
To make a parallel program work correctly, we
prevent indeterminacy; to make the behavior of
a parallel program tractable, we deal with non-
determinism.
In our GeneSC model, programming, compilation
and runtime designs adopt a concept that views com-
puting as applying well-defined functions to flows of
data sets, which we call stream data. At the core of
the model is an entity, E =(k, d, r), that encapsu-
lates an execution unit consisting of three elements:
• k : a close-form function
• d : well-defined input/output data
• r : relations with other entities
The close-form function is in fact a non-trivial pri-
vate algorithm and is often called a (mathematical)
kernel. The input/output data defines a function’s
interactions with the outside, without exposing in-
termediate computation results. Inter-stream-entity
relations offer timing/ordering dependence.
This model is different from conventional multi-
threading models in at least two ways: First, stream
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entities are functional units, whereas threads are ex-
ecution units. Second, explicit concurrency struc-
tures defined by stream entity’s syntax and seman-
tics allow optimization in compilation and schedul-
ing at runtime, whereas threads prescribe execution
structures without rich timing/ordering knowledge.
Some people might suggest that a stream entity
resembles a neuron in artificial neuron networks, ex-
cept that the former normally has a linear function
whereas the latter a non-linear function. We will not
diverge too far along that direction.
3 Operations
According to its definition, a stream entity contains
a miniature Turing machine whose input symbols are
from a subset or a segment of all input symbols to
a larger Turing machine, and whose finite control is
defined by the stream entity’s kernel function. But
the overall program defined by stream entities oper-
ates as a finite automata (FA), where each state in
the FA has a miniature Turing machine inside. Inter-
stream-entity relations define precedence constraints
among the FA states but do not define connection
(i.e. transition) policies, thus the program operates
as a FA with ǫ-moves, shown in Figure 3, where the
ǫ-moves simply mean undefined transition functions,
not important to stream entities3.
Start
ee
k
(d,r) (d,r)
E
Figure 3: An abstract operation model of a program
represented by a finite automata with ǫ-moves in the
proposed streaming model nomenclature.
The GeneSC model has all the advantages such as
concise foundations and simple semantics of simple
operational models without being weak in program
clarity, which is guaranteed by detailed designs and
implementations of individual stream entities. For
3While reading Snyder’s paper [57] after the conception of
the GeneSC model, the author could instantly recognize the
similarity between his ideal of an operational stream comput-
ing model and Snyder’s considerations for the candidate type
architecture (CTA) abstraction for MIMD parallel machines.
As another note, from our point of view, one major dif-
ference between multicore and manycore resembles the differ-
ence between shared-memory systems and distributed mem-
ory (i.e. networking) systems, where inter-process commu-
nication mechanisms set them apart. Our GeneSC model
supports both systems.
examples, addition operations in the form of paral-
lel executions of stream entities are supported; con-
catenation operations are allowed as long as inter-
stream-entity relations, if any, are preserved; also
allowed are composition operations. With these op-
erations, building large-scale software systems and
reusing library components are safe and tractable.
The composition capability is even more crucial for
hierarchical and scalable computing, which will be
discussed in Sections 5.2 and 5.3.
The proposed streaming model preserves asyn-
chronism inherited from the problem domain, but
reduces non-determinism to the minimum through
explicit concurrency structures in a program4. By
encapsulating internal computation states, isolating
external states, and separating computation from
communication, stream entities help reducing data
races. Meanwhile, inter-stream-entity relations help
reducing general races.
4 Programming
Figure 4 shows a programming framework based on
the GeneSC model. At the top level, programmers
focus on coding concurrency structures defined by
stream entities, which relate to each other accord-
ing to precedence constraints, if any, that exist in
high-level control flows and data flows. Each stream
entity has a kernel function, which may consist of
none, one or more than one lower-level stream enti-
ties. The lowest level kernel functions will call rou-
tines in conventional (e.g. non-threaded but thread-
safe) programming libraries.
libs libs
Stream Entity 1 Stream Entity 2’
Stream Entity 2’’
Stream Entity 2
Stream Entity 3
Kernel 3Kernel 4Kernel 1 Kernel 2
Stream Entity 4 Stream Entity 4 Stream Entity 4
Figure 4: A programming framework based on the
GeneSC model.
4This model provides the benefit of functional program-
ming in compositional operations but is also intended to yield
better performance.
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In the above figure, hierarchical structures among
stream entities embody compositional operations.
Dependence constraints among stream entities de-
cide their runtime execution orders; if there is no
dependence constraint between two stream enti-
ties, there is no mandatory execution order between
them. For example, because stream entity No.4 is in-
dependent of others, it may be executed in parallel
with stream entity No.1, No.2 or No.3. Program-
mers see no thread or any low-level parallel execu-
tion controls, which are left to compilers, runtime
and operating systems to handle. Programmers do
have the responsibility to write kernel functions and
conventional library routines, if there are no existing
ones for reuse.
5 Designs
The GeneSC model provides a highly abstracted,
mostly tractable view of concurrent operations.
Here are some examples as design considerations
that support the programming framework discussed
in Section 4.
5.1 Language
Stream entity is the foundation of conveying con-
currency structures in a program. Though similar
concept may already exist in some programming lan-
guages, we decide to make it explicit. A stream en-
tity’s API may have the following contents in a new
programming-language construct:
{
r e l a t i o n s :
{
be f o r e : { ( function_k , [ hard/ s o f t ] ) , . . . }
a f t e r : {( funct ion_i , [ hard/ s o f t ] ) , . . . }
}
input : <T> x
output : <T> y
ke rne l : f unct i on_j
}
Inter-stream-entity relations are defined by two
sets. Those sets can be empty. Elements in the rela-
tion sets are kernel function and relation constraint
pairs. A “hard” relation constraint means “this” en-
tity must finish before related entities begin, or must
begin after related entities finish; a “soft” constraint
means “this” entity should finish before related enti-
ties begin, or “this” entity should begin after related
entities finish. Compositional relations are gener-
ated automatically by compilers and are kept in an
internal data structure for stream entities.
One major difference between a stream entity and
a conventional task in the form of a thread is that
the former makes composition operations easier and
safe, whereas the latter harder and unsafe. One ma-
jor difference between a stream entity and a class
object is that the former performs an overall well-
defined, close-form function independent of context,
whereas the latter does not perform such a function
without context, except in the case of a function
object or functor [56]. Different from a functor, a
stream entity’s internal states are not important.
Stream entity does not imply how its kernel func-
tion is implemented, thus does not enforce an im-
perative language implementation targeting CPU or
GPU, or a functional language implementation, or
something else. Building stream entities on exist-
ing, low-level library routines is possible provided
that the library routines do not create POSIX-like
threads. In the proposed streaming model, user pro-
grams are not encouraged to create threads; library
routines should not create threads at all.
The introduction of the stream-entity construct
in a programming language is the first crucial addi-
tion required by our steaming model. In this model,
kernel functions define computations while inter-
stream-entity relations define precedence constraints
in concurrent executions. Inter-stream-entity com-
munications are purposely left out because they
are considered as implementation details; both dis-
tributed memory methods (e.g. message passing)
and shared memory methods are allowed.
At program control level, two more constructs
may be desirable: one for data parallelism and one
for task parallelism. In the data parallelism case,
on the one hand, concurrent executions have a flat
structure in term of precedence constraint; some
stream entities may have multiple instances at run-
time, when each instance takes a portion of a large
stream data set. On the other hand, data partition
algorithms are often non-trivial. Therefore, a lan-
guage construct, such as map in pMatlab [60], will
be useful for conveying the data partition informa-
tion. Loops had often been used to do the job, but
expressing parallel concept in sequential executions
reduces program clarity.
In the task parallelism case, sometimes concurrent
tasks are divided into groups for completely differ-
ent functionalities, and have limited synchronization
points; sometimes increased security requirements,
such as those of a modern web browser [6], demand
greater isolation among the tasks. Thus, a task par-
allelism construct may be needed to define such par-
allel structures to allow special runtime scheduling
and layout treatments.
The research community has been trying to in-
vent new language constructs for the needs of
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multithreaded parallel computing, such as in the
cases of Cilk/Cilk++ [9, 15] and Galois [32]. The
former emphasized the idea of separating designs
for computation from concerns for runtime load-
balancing and scheduling; the latter emphasized
auto-parallelization of sequential programs with new
language abstractions. Our language designs align
well with those interests, but are not handicapped
by the reliance on POSIX-like multithreading model.
5.2 Compiler
The introduction of new language constructs such
as that for stream entity has two major impacts on
compiler designs.
First, increased power in program analysis and
parallelization. Stream entity defines a scope that
can be bigger than loop nests, and the scope is fi-
nite so is superior than intractable number of pro-
cedures that hinder previous practices in interpro-
cedural analyses [1, 21]. In the GeneSC model, a
control construct for task parallelism as mentioned
in Section 5.1 can guide code generation; a control
construct for data parallelism can specify the num-
ber of concurrent streams, if programmers provide
that information.
Second, added to compiler generated code thus
a program’s virtual address space layout, see Fig-
ure 5, is a new segment for storing hypergraphs of
inter-stream-entity relations, where the hypergraph
vertices are stream entities, and the edges are sets of
data-flow- or control-flow-connected stream entities;
the size of an edge can be one. The hypergraph in-
formation is the second crucial addition enabled by
the proposed stream computing model.
 Hypergraph
Text
Data
BSS
   after: {}
E_i:
E_j:
   instance: 3
   instance: 1
   before: {} 
E_k:
   instance: 1
   before: {}
   after: {}
   before: {<E_j, hard>}
   kernel: <funct_j, <address>>
   after: {<E_i, hard>}
   kernel: <funct_k, <address>>
   include: {}
   include: {}
   include: {E_x}
   kernel: <funct_i, <address>>
Stack
(b)(a) (c)
v_k v_j
v_i v_iv_i
Figure 5: Program virtual address space layout (a), with
hypothetical internal structures (b), and drawing of a
hypergraph (c).
A hypergraph vertex, i.e. a stream entity, is de-
signed as a non-distributive execution unit, thus
compilers (and later runtime schedulers) are al-
lowed to optimize computations through restructur-
ing (e.g. flattening) the initial hierarchical hyper-
graphs derived from user programs.
Architectural designs [63, 67] have been proposed
to provide much homogeneous programming en-
vironment on asymmetric or heterogeneous multi-
core. Such works make mapping stream entities to
asymmetric multicore through compilers practically
achievable. Depending on what the underlying pro-
cessor architecture is, just-in-time (JIT) compilation
may be employed to further optimize a program at
runtime.
5.3 Operating System
Program speedup technologies that take advantage
of parallelism, such as instruction-level pipelines,
data-level SIMD, and task-level hyperthreading [22,
28], all have hardware assistants. However, in the
multicore case, the up-scaled, parallel processing re-
source is exposed directly to programmers. Specifi-
cally, parallel task creation, mapping and scheduling
to multiple cores become programmers’ responsibil-
ity, with or without operating system involvement.
Such arguable architectural defect or design trade-off
may be regarded as the chief culprit for current diffi-
culties in parallel programming on multicore proces-
sors. Architectural support for multi-thread (-block,
-fiber, -shred, -strand, etc.) programming, like those
in [23, 63], would be helpful. Unfortunately, to our
best knowledge, no such CPU production exists. To
solve that problem, we propose software emulated,
e.g. operating-system initiated, task pipelines where
a task is a stream entity plus stream data. Such
superscalar pipelines are the third crucial addition
enabled by the proposed streaming model. To illus-
trate the idea, we use the following shared memory
model for more detailed discussions.
First, change how kernel creates and destroys
a program’s runtime image. For example, when
the exec system calls are invoked, a kernel thread,
named micro scheduler to be distinguished from
the process level scheduler, parses a program’s hy-
pergraphs information, and decides the number of
worker threads that form the superscalar pipelines.
Work-load information and power management in-
structions may be available to the micro scheduler.
Ideally, it will take those information into consider-
ation when creating worker threads. To reduce con-
text switching5 overhead introduced by process level
5Context switching is a multiprogramming strategy on sin-
gle core. In multicore systems, the strategy may need en-
hancement or extension.
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scheduling, the micro scheduler dynamically changes
the number of worker threads.
Second, schedule a process’ concurrent instruc-
tion blocks through work-stealing [9]. Although the
micro scheduler speculates inter-stream-entity rela-
tions and dynamically control the number of super-
scalar pipelines (i.e. worker threads), stream entities
are scheduled through work-stealing. Parsed and
maybe further optimized hypergraphs information
is saved as process context for reuse. Since different
operating systems have very different thread mod-
els [42, 45], we do not enforce how worker threads
are implemented. Figure 6 shows a hypothetical
case where the application process has three worker
threads, assisted at runtime by a micro scheduler.
exec
s2
s4
s3
s1
exit
M
icro Scheduler
Process SchedulerC
B
A
hypergraph
cleanup
dispatch/sync
vmem
s0
spawn
fork
Figure 6: A hypothetical case of operating system kernel
initiated threads for stream computing.
Third, monitor virtual memory accesses and man-
age worker threads synchronizations based on an ap-
plication’s hypergraphs. Virtual memory access con-
trol is enforced through shadowing, e.g. locking a
memory address so that only one worker thread can
write to the address at a specific time; or coloring,
i.e. making certain addresses accessible by only one
of the worker threads at any time. When race condi-
tions happen, block the contender thread(s) or issue
a signal. One immediate question is: how can such
fine-grained memory coloring be possible, if mod-
ern virtual memory systems are page based? We
are considering a dynamic version of memory over-
lays [39] on top of virtual memory. Memory overlays
provide task-level program isolation.
Finally, let operating system kernel cleanup the
worker threads at process exit, and output tractable
runtime states in case of errors. For example, when
system signals make a process abort, hypergraphs
information is dumped to a core file. A snapshot
of current running stream entities is useful but may
not be possible in practice.
We’ve noticed a recent publication [59] on archi-
tecture design built on a concept called chunk execu-
tion, which was defined as a set of sequential instruc-
tions executed as one operation unit with processor
hardware assistance. Although it is still early for us
to assess the hardware design itself, the chunk exe-
cution idea reaffirmed us the value of our task-level
pipelines for multicore.
6 Application
The modern web browser as a computing platform
and a familiar but non-trivial application is used to
show the advantages of stream computing.
Besides plain text HTML contents, current and
future web browsers are expected to present to end
users dynamic and rich media such as video, 3D im-
ages, virtual worlds, computer games, semantic web
information, etc. Those complex contents require
part, if not all, of the computations be done on user
computers or smart hand held devices. For each dif-
ferent content format, the browser may run a virtual
machine, e.g. a language interpreter, to process the
content. There is also the need to isolate content
handling tasks inside the browser for privacy and
security reasons [6, 54].
Figure 7 shows a simplified pipeline of the render-
ing engine in a browser. Each of the three functional
units, namely parsing, synthesis, and rendering has
multiple sub-units of different capabilities, and the
sub-units may be composed of different algorithms
in implementation.
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Figure 7: Components in a simplified pipeline of the
rendering engine in a modern web browser.
In this case, parallel programming using POSIX
threads or OpenMP APIs would be hard. We see
at least three problems with the user or compiler-
initiated multithreading model: (1) Maintaining
scalable number of threads while optimizing paral-
lelization is difficult. (2) Thread creation and de-
stroy overheads may be significant, where threads
are temporary objects. (3) Thread isolation is not
guaranteed.
By using the proposed streaming model, compu-
tations are defined by stream entities. Each com-
ponent in Figure 7 can be built with stream enti-
ties through addition, concatenation, and composi-
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tion operations. At runtime, the micro scheduler
defined in Section 5.3 keeps a dynamically scalable
number of worker threads in a browser, and sched-
ules stream entities as execution units. Isolation is
enforced through memory coloring in the browser’s
virtual address space.
7 Related Works
All directly related works have been mentioned in
the previous sections. What we discuss here are
publications that may provide alternative solutions
to various aspects of the problems we try to solve,
or are noteworthy references to earlier works. We
skip publications on virtualization, threads schedul-
ing and thread models, because they are highly spe-
cialized topics concerning implementations.
A school of analytical models, represented by the
most recent Multi-BSP [62], provides theoretical
abstractions that bridge parallel algorithm designs
with multicore architectures. One common trait of
such models is their emphasize on portable perfor-
mance. However, such motivation may not ensure
engineering success, as there are more imminent con-
cerns, such as indeterminacy, synchronization over-
head, and scalability, that highlight the weaknesses
of current parallel programming tools. In the Multi-
BSP case, the model should be useful in analyzing
a given parallel computing system in some multi-
core architectures, but the model does not provide
enough engineering guidance in designing such a sys-
tem. It is not surprising that the Multi-BSP model’s
hierarchically nested component structures resemble
the stream entity hypergraphs in our model, but our
stream entities have richer engineering implications.
Someone has suggested that the GeneSC model
that we promote was a rediscovery of Kahn’s Process
Networks [29, 30]. But that’s a misunderstanding, if
one can ignore the superficial resemblance in our use
of certain terminologies. The simple language Kahn
defined and discussed is both synchronous and deter-
ministic, due to the language’s blocking primitives
such as “wait” and “send”, which build the language’s
FIFO queuing model for communication. The Kahn
model suits concurrent tasks, but has little emphasis
on high performance computation. We argue that a
concurrent computing model should convey intrin-
sic data and task precedence constraints but should
not sacrifice asynchronism when it is possible. The
flexibility provided by asynchronism is essential for
achieving high-performance through out-of-order ex-
ecution, thus is needed by a broader range of appli-
cations.
In his thesis on StreamIt [58], Thies summarized
languages from Kahn’s Process Networks to syn-
chronous dataflow [38] and CSP (Communicating
Sequential Processes) [27]. Such languages have a
common feature that is the pipe-lining of concurrent
task-executions. StreamIt also experimented on the
idea of stream graph that allows compiler optimiza-
tions. Our main reservation with such languages is
their weak power in modeling data parallelism.
Jade [55] represents an important experiment on
parallel programming language design. Jade pre-
serves the serial semantics of a program, implicitly
exploits task parallelism, and moves data closer to
processors. However, if it was designed for a smooth
transition from sequential programming to parallel
programming, Jade’s dependence on its type system
and explicit object-access control still exposes low-
level synchronizations to programmers. While ar-
guably such low-level controls provide programming
flexibility, not all the details are essential to algo-
rithm design. On the other hand, we might consider
that Jade lacks the power for defining concurrent
execution structures in a larger program-scope.
Another parallel programming language that has
limited adoption in the academia is UPC [61]. UPC
is another multithreading language that extends C.
The two most noteworthy features of UPC include
the partitioned global address space model and the
memory consistence model, where the latter is im-
plemented using explicit access controls to shared
objects. Again, the weakness of UPC might be its
explicit synchronizations exposed to programmers.
Chapel [14] is a complex parallel programming
language that supports global level data and control
abstractions, architecture-aware locality mapping,
object-oriented programming and generic program-
ming. What impressed us most are the language’s
global views on data and control, and its ability to
map the global views onto data/control affinity ab-
stractions called locales. Though we do not have ex-
perience with Chapel programming, by studying its
ancestor ZPL [57], we see one motivation that em-
phasizes both performance and portability on var-
ious parallel architectures. For that purpose, ZPL
and Chapel may strike for a balance between ab-
straction and expressiveness. The emphasis of our
GeneSC model, however, is (high-level) concurrency
structures in problems’ solutions. Therefore, we can
rely on extensions to existing languages to achieve
concurrency structure abstraction, and delegate per-
formance concerns (e.g. the mapping to parallel ar-
chitectures) to languages and compilers that imple-
ment the kernel functions encapsulated by a stream
entity.
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We’ve mentioned Cilk++ earlier but consider that
it deserves more attention. First, Cilk++ is inter-
esting because of its theoretical foundation and its
internal handling of both task-parallelism and data-
parallelism. Cilk++ has a provable threading model
that can be analyzed using DAG (Directed Acyclic
Graph). Conceptually, a Cilk++ strand is like a
stream entity of our model, though Cilk++ does
not have an explicit construct for strand. Second,
Cilk++ uses only two language constructs, namely
cilk_spawn and cilk_for, to define task paral-
lelism and data parallelism at language level, though
Cilk++ language constructs have scope restrictions
that make C++/Cilk++ mixed-language program-
ming cumbersome [15]. Finally, Cilk++ has re-
stricted but innovative debugging model and hyper-
objects support.
In a survey [43] on parallel computing languages
for multicore architectures, McCool compared and
contrasted existing programming language mod-
els and computing paradigms. One shared inter-
est is about stream computing, particularly the
“SPMD stream processing model”, implemented on
the RapidMind platform [46]. Three of the plat-
form’s major contributions may be summarized as
follows. First, at language level, RapidMind adopts
a type-system approach inlining with Jade, CUDA
and OpenCL; but the type system is much simpler
and exposes no synchronization nor access control
details. Second, at runtime level, RapidMind sched-
ules and load-balances the executions of concurrent
“program objects” through backend (runtime) sup-
ports, which identify and parallelize the program ob-
jects. Noticeably, a program object has similar pur-
pose as our stream entity but lacks of precedence
constraints. Third, the RapidMind platform sup-
ports heterogeneous multicores. One needs to be
reminded, however, that while it does not relying
on conventional threads, RapidMind’s implementa-
tion of the SPMD stream processing model limits the
platform to applications that show data parallelism.
In [53], the authors proposed a close-to-metal sub-
strate called “lithe”, which uses a primitive named
“hart” and its context to carry out application-level
threads in multicore processors. Lithe also has an
interface layer that allows processor allocation and
thread scheduling through runtime systems. The
motivation was to control hardware resources sub-
scription and to support parallel library composi-
tions. As an alternative OS-level thread implemen-
tation, Lithe has been used to run existing multi-
threading libraries such as OpenMP.
Bläser in [8] reported a component-based language
and operating system that supported concurrent and
structured computing. In that system, a component
encapsulates data and computing, which are defined
as services to be produced by one component and
consumed by another. The emphasis on relations
among components is like ours, except that com-
munications among related components use explicit
message passing.
Finally, the GeneSC model is for concurrent
computing at instruction-block level. Hardware-
dependent considerations, such as supports to many-
core and heterogeneous multicore, will rely on imple-
mentations, particularly those at runtime and oper-
ating system levels, such as those in [7, 41, 50].
8 Concluding Remarks
In this paper, we discuss a generalized stream com-
puting model, known as the GeneSC model, for
concurrent computing. This model is not about
yet another programming technique or a program-
ming paradigm, but an abstract design guidance for
parallel programming languages, compilers, runtime
and/or operating systems for multicore. We high-
light the benefits of the model through operational
analysis, and demonstrate its power through an en-
abled programming framework and example design
considerations that support the framework. Specifi-
cally, the GeneSC model brings in a non-distributive
execution unit called stream entity, and uses it as
the foundation for designs at programming language
level, compiler level, and operating system level. Be-
sides stream entity, two other crucial additions un-
like traditional practices are also introduced: a new
hypergraph section in a program’s runtime layout,
and operating system kernel initiated threads that
form stream-entity/stream-data pipelines to multi-
core processors. The significance of the GeneSC
model is that, by harnessing concurrency informa-
tion expressed in algorithms and by applying the in-
formation to runtime scheduling, the model provides
tractable, concurrent operations; and may serve as
a natural extension of the von Neumann model for
parallel computing architectures.
Our GeneSCmodel facilitates a high-level abstrac-
tion of concurrency in computing, yet does not incur
a deep learning curve because the kernel of a stream
entity is the encapsulation of a single-/multiple-
procedure function that can be implemented in ex-
isting sequential languages. By delegating many
of the tough issues (e.g. synchronization and task
scheduling) in concurrent computing to platform
software such as compilers and operating systems,
programmers can focus more on analyzing their ap-
9
plication problems, designing algorithms, and defin-
ing concurrency structures of the solutions—a shift
from machine-oriented programming to application-
oriented programming; at the meantime, sequen-
tial programming develops smoothly into concurrent
programming.
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